For digital circuits synthesizedfrom data-flow graphs, this paper presents a method to test the circuit concurrently with its normal operation. The method tests hardware elements when they are not in use in the data-flow graph. An algorithm for synthesizing the test circuit ispresented that starts with the data-flow graph, generating a circuit to cycle test vectors through the idle hardware and produce a signature so as to give a built-in-self-test. By utilizing idle computational time for testing, the method reduces test-time overheads.
at the same time that the circuit is processing data. This allows testing of circuits that run continuously, as in telephone central offices, air-traffic control systems, or production control systems. Concurrent testing can also give a faster warning if a system develops a fault. Amachine tool control, for example, may be changed to a "safe"mode if a fault is detected. Concurrent testing is also a practical way to detect soft errors, such as caused by power glitches, metastability, electromagnetic transients, or leaky dynamic RAMS.
The test method presented here is a concurrent, built-in self-test which can be incorporated into the data-path synthesis process. Testing of a circuit is time-shared with the This work was supported in part by the Canadian Govemment via the Centres of Excellence, MICRONET. data processing in some manner. Because the testing is concurrent with the data processing, the method can reduce test-time overheads and therefore offers an advantage over scan-based tests that require high test times. Further, the method allows at-speed testing of the circuit. A majority of ASICs are not tested at speed; process variants can cause a circuit to pass alow speed test but fail atspeed in the system.
The test method runs pseudorandom test vectors through the circuit. To avoid storing a large number of comparison vectors some form of response compression or signature must be used to check if an error has occurred. Common response compression schemes such as ones counting or signature analysis could beused. These and other compression methods are well covered in chapter 10 of [l] . This paper will assume signature analysis is used. Since the signature is generated in parallel with the data, it may give warning of a fault before it affects the data. On the other hand, the warning may come slightly later. We envision using the test on circuits where a complete test would be done with 232 or fewer test vectors and a complete test would be completed every few seconds.
The test method will test mainly the data-path and not the controller. It will test that the instructions are sequenced properly and also test the connections from the controller to each controlled element. However, it will not test control bits, in say amicrocode ROM, whch control true data as opposed to test data. Methods for concurrently testing these parts of the controller would have to be merged with the method described here.
Previous work
Concurrent testing has been widely applied to computational units using error-checking codes, to PLAs [l] and systolic arrays [2] using methods that apply to these particular architectures. This paper presents a new and unique concurrent, or on-line, test method that specifically applies to circuits synthesized from data flow graphs. The closest previous work is [3] . However, it does not relate to data-path synthesis; off-line testing resources are modified so that they can observe normal circuit inputs and outputs during system operation. The test techmque, therefore, depends on a set of test vectors appeanng as input data in the course of the circuit's normal operation.
Testability in data-path synthesis has beenaddressed by many, including [4] [5] [6]; they investigate the incorporation of prevalent of-line test methodologies such as scan-paths and BIST in the data-path synthesis process.
Testing idle operators
As a first step in data-path synthesis, the algorithm is translated into a data-flow graph. The data-flow graph shows the causality of the operations. Then, as was done in Figure l cycle. Th~s makes it easy to identify, on a time locaized basis, when an operator or a register is available for concurrent testing .
For the above data-flow graph, the operators and registers which are idle during the control steps are shown in Figure l(b) . The operators can have pseudorandom test vectors run through them in these particular control steps without interfering with the normal flow of data. Figure 2 shows the data-flow graph (DFG) and a completedtest data-flow graph (TDFG) which m s in parallel with the data processing. The TDFG must duplicate every path in the data flow graph. For example, the path from R1 into M1 connected as a squarerin step C-2 in the DFG is duplicated in steps C-1 and C-4 in the TDFG. As another example, the subtracter deposits its output into R2 during C-4 in the DFG and C-2 in the TDFG. The testing checks each operator, each register and each bus-multiplexer path. Note that the original register allocation is changed when the test path is added. One has to add new registers to carry the test results.
A pseudorandom number generator and a signature collector are put in at convenient points in the circuit. In this case they were both put in C-step 2. Data in the test dataflow graphis collected and compressed in the signature collector. The circuit is asstuned to be in an infinite loop. The dataflow graph and the test data-flow graph for the 'discriminant' example.
larger loop. For a 16 bit generator clocked every four Csteps, it would loop approximately 216 times before checking the signature. Typically, the pseudorandom generator can also act as a loop counter. At the completion of its sequence it could initiate hardware action to check the signature, clear necessary registers and restart the test loop.
Concurrent testing requires some extra registers and multiplexers but requires no increase in the number of operators. For the above example DFG, concurrent testing adds two registers and two MUXs over the original circuit [7] . The selftest also requires a pseudo-random number generator, a signature collector and a way to check that the signature is correct. It would be, however, premature to draw conclusions about the extra overhead required for the test since the example circuit is very small and hardly typical. But, it is clear that the saving is in checkmg the operators and the expense is in the increased number of registers and MUXs.
Test model and completeness of the test
The test,as mentioned above, can be described as a concurrent built-in self test. It is a non-exhaustive, random-pattern functional test based on high level not gate level models of the data-path modules. No assumption is made regarding the fault model of the modules. The pseudo-random test patterns exercise the function of the data-path modules which include the set of functional blocks and the set of interconnections between the functional blocks. Because the testing can be run in real time, thls test method has an advantage over scan-based tests both in terms of test-times and the ability to test the circuit at-speed.
We are currently investigating the fault coverage of these tests. Our preliminary simulations of some example data paths have been encouraging. Our opinion is as follows:
It might be unlikely that the tests will havethe fault coverage expected for production testing without additions, like test-point insertion, to improve fault coverage. However, unlike production testing which is targeted only at permanent faults, concmrent testing targets both permanent as well as transient faults. Siewiorek has estimated that even in the best of environments, transient errors occur an order of magnitude more often than permanent faults [8] .
Hewlett Packard has used signature analysis for field testing for several years. They seem tohave found the method useful, and the fault coverage they experience should be similar to that of this proposal Certain test-flow connections disturb the randomness of the test vectors as is explained below.
[91.
If equal inputs are placed on an adder, the least significant output bit will always be zero. Equal inputs on a multiplier make the least-but-one significant bit zero. Multiplying a random number by a constant, like "4" in Figure 2 , means all the results in the output register, RY, must be multiples of 4, and the two least significant bits will be 00. RY will subsequently test multiplier M2 with vectors ending in 00. These test vectors will still end in 00 after passing through M2 and being applied to test subtracter S 1. In general, if an immediate multiplicative constant contains a factor 2k, the last k bits in the product will be zero.Addition or subtraction of a constant, whether it contains factors of 2k or not, does not restrict the sum or dfference. Thus addition and subtraction will pass on as good test vectors as they receive. However, division will usually make high-order quotient bits zero and the output of a divider could pass on poor test vectors.
To combat this so called entropy [ Figure 3(a) shows the data-pathfor a more complex algorithm. It was created to illustrate how a TDFG can be generated. The operations in the DFG are scheduled into C-steps before the test-path is considered. The registers in the data-path have initially been put in so that each result is stored in a separate regster. These registers will later be merged to give a much smaller set of registers. The start of the test path is shown on the right in Figure  3 (a). The registers are given small Roman letters and are split i.e. an output register like e will eventually be merged with one or more input registers like g. The output registers are drawn as triangles as a reminder that they cannot be merged i.e. e andfmust be separate physical registers. However, rectangular input registers like a and c could merge as could aandd. Even a a n d b couldmergeprovided one was willing to tolerate the loss of randomness in the test vectors.This is explained in Section3.1. Inthe data-path, the results of a new cycle of computation are placed in R15 and R16 every six C-steps. The test path, however, could be cyclic i.e. the output in r could be fed back into one or more of the input test registers a, b, c or d.
Building the test data-flow graph algorithmically

Constructing the register-merge graph
To build the test data-flow graph one starts by listing all the transfer paths in the data-flow graph; this is the list of paths that must be tested. There are four types of transfer paths:
Transfers from a register into an operator's left input.
Transfers from a register into an operator's right input
Transfers from an operator into a register.
Transfers from aregister into another register.
Rather than test a complete operation i.e. a complete transfer path from an input register through the operator to the output register, we test the transfers associated with the operation, individually, as two separate transfers: a transfer from the input register into the operator and a transfer from the operator into an output register. Figure 3(b) illustrates the procedure for the example data-flow graph. For each transfer, the test registers that can take part in testing the transfer are shown alongside the data-pathregisters participating in the transfer. Figure 3 (c) explains the construction of the register-merge graph. The register-merge graph is a graphrcal representation of the relations between the registers in the data-path and those in the test-path. For both the register-to-operator and operator-to-register transfers, the registers (nodes) which connect to the same pin on the same operator, are joined by an edge in the registermerge graph. A register-to-register transfer is represented by an edge between the nodes corresponding to the two registers.
Besides the necessity of merging registers to duplicate all transfer paths of the data-path in the test-path, one may also want to merge registers to reduce circuit area. A heuristic for register merging was developed byfidwinter [ll] . The heuristic orders the mergers on the basis of an estimated saving of buses and MUXs. After extensive experimentation, she obtained the largest area saving when the registers were merged in the following order:
1. Transfers that have the same source and same destination. An examples is R4 and R11; both registers store the transfer out from the adder, as well as the transfer into the left input of multiplier, xl.
2. Transfers with the same source. An example is R8 and R15 which both receive data out from the multiplier, Consider the transfer from the adder output into registers R4, R11 and R13. In the test path the adder has an output into registers i and r. Thus registers R4, R11 and R13 must merge with i and r. Since three registers must merge with two, this means that at least one merger must take place between R4, R11 and R13. The triangle in the lower right symbolizes this. Showing registers iand r in an ellipse touching all three sides of the triangle, indicates that all three registers must, in some way, merge with iand r. In this case the same R4, R l l and R13 are also part of a transfer into xl. The possible test registers for this transfer a and j, must also merge with R4, R11 and R13. Thus they also go inside the ellipse. The number in the square over the top of the register label is the C-step in which the transfer takes place. Placing the Csteps beside the register conveniently shows which mergers cannot be done. The graph is completed to include all the transfer paths in the data-flow graph. (c) The register-merging process.
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be merged, and still test all the data paths.
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4. Transfers between the same operators but with the source and destination interchanged. An example is R8 and R13 whch store the transfers from x2 to +I and +1 to x2 respectively.
Transfers with nothing in common.
Register-to-register transfers must be added to this list. Currently we place them about 3.5, slightly after samedestination transfers. The ordering of the mergers is represented on the register-merge graph by the hckness of the line that depicts the merger; the thickest line shows the most beneficial merger. The above ranking for mergers, however, is only considered after the mergers necessary to satisfy testability constraints. 
Reduction of the register-merge graph
The completed register-merge graph shown in Figure  4 (a) may now be reduced. Reducing the register mergegraph involves successively merging registers (nodes in the graph). Registers used in the same C-step in the DFG cannot merge. In the TDFG, two test output registers also cannot be merged if they are in the same C-step. However, test registers used as inputs to operators in the same Cstep, can with some restrictions be merged. Such a merger may reduce the register count, however, in a C-step, merging of two input test registers to the same operator should be avoided because such a merger results in identical test vectors being applied at the two inputs of an operator. This can affect the fault coverage of the testing as explained in Section3.1. Desirable and forbidden mergers for the test regsters are shown by the small graphs in Figure 4@ ).
The primary objective of the register merging is to satisfy the constraints set out by testability considerations; the secondary objective is to reduce the number of registers, buses or MuXs that will be. required. Testability constraints or restrictions on the mergers are generated because we would like the TDFG to duplicate every path in the DFG. These restrictions might forbid some mergers or could force other mergers. Register-merging proceeds on the basis of an ordering of mergers. This ordering can be translated into the following set of ranked objectives:
1. Do any mergers on the graph that are forced.
2. Expand the influence of thesc forced mergers to adjacent nodes. Such an expansion may force other mergers, or may add some further restrictions.
3. If there are no forced mergers, merge the registers which reduce the MUX and bus area. These are the edges with the thickest lines. 4 . If there is no other guide, choose the merger that causes the least restriction on other possible mergers.
5. Finally, check any remaining registers for potential mergers that might result in reducing the total number of registers required.
Restrictions or constraints on other mergers, that arise as a result of a particular regster merge operation, are propagated outward on the graph from the merger and stop when no further restrictions are propagated. Restrictions include reduction of choice of test cycles that a merger forces on other transfers. This provides the data for objective 4. However if the choice of test cycles is reduced to zero for any transfer, the merger is recorded as impossible. Because of limitations on the length of the paper we cannot fully describe the register-mergers. However, the The dataflow graph and completed test data-flow graph.
merging process is illustrated in Figure 4 (c).There,one notes that the -&ate constant, #17 cannot merge with either registers R5 or R14. Since two of R5, #18 and R14 must merge, R5 must be merged with R14. As a result of this forced merger, R5 which must be tested by one of e or 1, cannot be merged with e because R5 = R14 is used in control-step 2. Th~s forces the merger of R5 with 1. Each merger adds further incompatibility with adjacent nodes and may result in more forced mergers.The data-flow graph and the final test data-flow graph are shown in Figure 5 . Pseudorandom numbers were injected into R3 and R4 which had no "natural" inputs. The signature can be collected at any convenient point. The operator hardware has not increased testing adds three registers and doubles the number of MuXs.
Because of constraints on the length of the paper the procedure for building the test-flow graph as well as for
